

APPLICATION NOTE

USING SCC WITH Z8000 IN SDLC PROTOCOL

INTRODUCTION

This application note describes the use of the Z8030 Serial Communications Controller (SCC) with the Z8000[™] CPU to implement a communications controller in a Synchronous Data Link Control (SDLC) mode of operation. In this application, the Z8002 CPU acts as a controller for the SCC. This application note also applies to the non-multiplexed Z8530.

One channel of the SCC communicates with the remote station in Half Duplex mode at 9600 bits/second. To test

this application, two Z8000 Development Modules are used. Both are loaded with the same software routines for initialization and for transmitting and receiving messages. The main program of one module requests the transmit routine to send a message of the length indicated by "COUNT" parameter. The other system receives the incoming data stream, storing the message in its resident memory.

DATA TRANSFER MODES

The SCC system interface supports the following data transfer modes:

- Polled Mode. The CPU periodically polls the SCC status registers to determine if a received character is available, if a character is needed for transmission, and if any errors have been detected.
- Interrupt Mode. The SCC interrupts the CPU when certain previously defined conditions are met.
- Block/DMA Mode. Using the Wait/Request (/W//REQ) signal, the SCC introduces extra wait cycles in order to synchronize the data transfer between a controller or DMA and the SCC.


The example given here uses the block mode of data transfer in its transmit and receive routines.

SDLC PROTOCOL

Data communications today require a communications protocol that can transfer data quickly and reliably. One such protocol, Synchronous Data Link Control (SDLC), is the link control used by the IBM Systems Network Architecture (SNA) communications package. SDLC is a subset of the International Standard Organization (ISO) link control called High-Level Data Link Control (HDLC), which is used for international data communications.

SDLC is a bit-oriented protocol (BOP). It differs from bytecontrol protocols (BCPs), such as Bisync, in that it uses only a few bit patterns for control functions instead of several special character sequences. The attributes of the SDLC protocol are position dependent rather than character dependent, so the data link control is determined by the position of the byte as well as by the bit pattern.

A character in SDLC is sent as an octet, a group of eight bits. Several octets combine to form a message frame, in which each octet belongs to a particular field. Each message contains: opening flag, address, control, information, Frame Check Sequence (FCS), and closing flag (Figure 1).





Both flag fields contain a unique binary pattern, 0111110, which indicates the beginning or the end of the message frame. This pattern simplifies the hardware interface in receiving devices so that multiple devices connected to a common link do not conflict with one another. The receiving devices respond only after a valid flag character has been detected. Once communication is established with a particular device, the other devices ignore the message until the next flag character is detected. The address field contains one of more octets, which are used to select a particular station on the data link. An address of eight 1s is a global address code that selects all the devices on the data link. When a primary station sends a frame, the address field is used to select one of several secondary stations. When a secondary station sends a message to the primary station, the address field contains the secondary station address, i.e., the source of the message.

The control field follows the address field and contains information about the type of frame being sent. The control field consists of one octet that is always present.

The information field contains any actual transferred data. This field may be empty or it may contain an unlimited number of octets. However, because of the limitations of the error-checking algorithm used in the frame-check sequence, however, the maximum recommended block size is approximately 4096 octets.

The frame check sequence field follows the information or control field. The FCS is a 16-bit Cyclic Redundancy Check (CRC) of the bits in the address, control, and information fields. The FCS is based on the CRC-CCITT code, which uses the polynomial ($x^{16} + x^{12} + x^5 + 1$). The Z8030 SCC contains the circuitry necessary to generate and check the FCS field.

Zero insertion and deletion is a feature of SDLC that allows any data pattern to be sent. Zero insertion occurs when five consecutive 1s in the data pattern are transmitted. After the fifth 1, a 0 is inserted before the next bit is sent. The extra 0 does not affect the data in any way and is deleted by the receiver, thus restoring the original data pattern.

Zero insertion and deletion insures that the data stream will not contain a flag character or abort sequence. Six 1s preceded and followed by 0s indicate a flag sequence character. Seven to fourteen 1s signify and abort; Seven to fourteen 1s signify an abort; 15 or more 1s indicate an idle (inactive) line. Under these three conditions, zero insertion and deletion are inhibited. Figure 2 illustrates the various line conditions.




Figure 2. Bit Patterns for Various Line Conditions

The SDLC protocol differs from other synchronous protocols with respect to frame timing. In Bisync mode, for example, a host computer might temporarily interrupt transmission by sending sync characters instead of data. This suspended condition continues as long as the receiver does not time out. With SDLC, however, it is invalid to send flags in the middle of a frame to idle the line. Such action causes an error condition and disrupts orderly operation. Thus, the transmitting device must send a complete frame without interruption. If a message cannot be transmitted completely, the primary station sends an abort sequence and restarts the message transmission at a later time.

SYSTEM INTERFACE

The Z8002 Development Module consists of a Z8002 CPU, 16K words of dynamic RAM, 2K words of EPROM monitor, a Z80A SIO providing dual serial ports, a counter/timer channels, two Z80A PIO devices providing 32 programmable I/O lines, and wire wrap area for prototyping. The block diagram is depicted in Figure 3.

Each of the peripherals in the development module is connected in a prioritized daisy chain configuration. The SCC is included in this configuration. The SCC is included in this configuration by tying its IEI line to the IEO line of another device, thus making it one step lower in interrupt priority compared to the other device.




Figure 3. Block Diagram of Z8000 DM

SYSTEM INTERFACE (Continued)

Two Z8000 Development Modules containing SCCs are connected as shown in Figure 4 and Figure 5. The Transmit Data pin of one is connected to the Receive Data pin of the other and vice versa. The Z8002 is used as a host CPU for loading the modules; memories with software routines.




Figure 4. Block Diagram of Two Z8000 CPUs

The Z8002 CPU can address either of the two bytes contained in 16-bit words. The CPU uses an even address (16 bits) to access the most significant byte of a word and an odd address for the least significant byte of a word.

When the Z8002 CPU uses the lower half of the Address/Data bus (AD7-AD0 the least significant byte) for byte read and write transactions during I/O operations, these transactions are performed between the CPU and I/O ports located at odd I/O addresses. Since the SCC is attached to the CPU on the lower half of the A/D bus, its registers must appear to the CPU at odd I/O addresses. To achieve this, the SCC can be programmed to select its internal registers using lines AD5-AD1. This is done either automatically with the Force Hardware Reset command in WR9 or by sending a Select Shift Left Mode command to WR0B in channel B of the SCC. For this application, the SCC registers are located at I/O port address "Fexx". The Chip Select signal (/CSO) is derived by decoding I/O address "FE" hex from lines AD15-AD8 of the controller.

To select the read/write registers automatically, the SCC decodes lines AD5-AD1 in Shift Left mode. The register map for the SCC is depicted in Table 1.

Table 1. Register Map

	Table I. Regist	er wap	
Address	Write	Read	
(Hex)	Register	Register	
FE01	WR0B	RR0B	
FE03	WR1B	RR1B	
FE05	WR2	RR2B	
FE07	WR3B	RR3B	
FE09	WR4B		
FE0B	WR5B		
FE0D	WR6B		
FE0F	WR7B		
FE11	B DATA	B DATA	
FE13	WR9		
FE15	WR10B	RR10B	
FE17	WR11B		
FE19	WR12B	RR12B	
FE1B	WR13B	RR13B	
FE1D	WR14B		
FE1F	WR15B	RR15B	
FE21	WR0A	RR0A	
FE23	WR1A	RR1A	
FE25	WR2	RR2A	
FE27	WR3A	RR3A	
FE29	WR4A		
FE2B	WR5A		
FE2D	WR6A		
FE2F	WR7A		
FE31	A DATA	A DATA	
FE33	WR9		
FE35	WR10A	RR10A	
FE37	WR11A		
FE39	WR12A	RR12A	
FE3B	WR13A	RR13A	
FE3D	WR14A		
FE3F	WR15A	RR15A	




Figure 5. Z8002 With SCC

INITIALIZATION

The SCC can be initialized for use in different modes by setting various bits in its write registers. First, a hardware reset must be performed by setting bits 7 and 6 of WR9 to one; the rest of the bits are disabled by writing a logic zero.

SDLC protocol is established by selecting a SDLC mode, sync mode enable, and a x1 clock in WR4. A data rate of 9600 baud, NRZ encoding, and a character length of eight bits are among the other options that are selected in this example (Table 2).

Note that WR9 is accessed twice, first to perform a hardware reset and again at the end of the initialization sequence to enable the interrupts. The programming sequence depicted in Table 2 establishes the necessary parameters for the receiver and transmitter so that they are ready to perform communication tasks when enabled.

Table 2. Programming Sequence for Initialization

Register	Value (Hex)	Effect
WR9		Hardware reset
WR4	20	x1 clock, SDLC mode,
		sync mode enable
WR10	80	NRZ, CRC preset to one
WR6	AB	Any station address e.g. "AB"
WR7	7E	SDLC flag (01111110) = "7E"
WR2	20	Interrupt vector "20"
WR11	16	Tx clock from BRG output, /TRxC pin
		= BRG out
WR12	CE	Lower byte of time constant = "CE" for
		9600 baud
WR13	0	Upper byte = 0
WR14	03	BRG source bit =1 for PCKL as input,
		BRG enable
WR15	00	External Interrupt Disable
WR5	60	Transmit 8 bits/character SDLC CRC
WR3	C1	Rx 8 bits/character, Rx enable
		(Automatic Hunt mode)
WR1	08	ext int. disable
WR9	09	MIE, VIS, status Low

The Z8002 CPU must be operated in System mode to execute privileged I/O instructions. So the Flag and Control Word (FCW) should be loaded with system normal (S//N), and the Vectored Interrupt Enable (VIE) bits set. The Program Status Area Pointer (PSAP) is loaded with address %4400 using the Load Control Instruction (LDCTL). If the Z8000 Development Module is intended to be used, the PSAP need not be loaded by the programmer because the development module's monitor loads it automatically after the NMI button is pressed.

Since VIS and Status Low are selected in WR9, the vectors listed in Table 3 will be returned during the Interrupt Acknowledge cycle. Of the four interrupts listed, only two, Ch A Receive Character Available and Ch A Special Receive Condition, are used in the example given here.

Vector	PS	Interrupt
(Hex)	Address	
28	446E	Ch A Transmit Buffer Empty
2A	4472	Ch A External Status Change
2C	4476	Ch A Receive Char. Available
2E	447A	Ch A Special Receive Condition

* Assuming that PSAP has been set to 4400 hex, "PS Address" refers to the location in the Program Status Area where the service routine address is stored for that particular interrupt.

<u> Aziloz</u>

TRANSMIT OPERATION

To transmit a block of data, the main program calls up the transmit data routine. With this routine, each message block to be transmitted is stored in memory, beginning with location "TBUF" The number of characters contained in each block is determined by the value assigned to the "COUNT" parameter in the main module.

To prepare for transmission, the routine enables the transmitter and selects the Wait On Transmit function; it then enables the wait function. The Wait on Transmit function indicates to the CPU whether or not the SCC is ready to accept data from the CPU. If the CPU attempts to send data to the SCC when the transmit buffer is full, the SCC asserts its /WAIT line and keeps it Low until the buffer is empty. In response, the CPU extends its I/O cycles until the /WAIT line goes inactive, indicating that the SCC is ready to receive data.

The CRC generator is reset and the Transmit CRC bit is enabled before the first character is sent, thus including all the characters sent to the SCC in the CRC calculation.

The SCC transmit underrun/EOM latch must be reset sometime after the first character is transmitted by writing a Reset Tx Underrun/EOM command to WR0. When this latch is reset, the SCC automatically appends the CRC characters to the end of the message in the case of an underrun condition.

Finally, a three-character delay is introduced at the end of the transmission, which allows the SCC sufficient time to transmit the last data byte and two CRC characters before disabling the transmitter.

RECEIVE OPERATION

Once the SCC is initialized, it can be prepared to receive the message. First, the receiver is enabled, placing the SCC in Hunt mode and thus setting the Sync/Hunt bit in status register RR0 to 1. In Hunt mode, the receiver searches the incoming data stream for flag characters. Ordinarily, the receiver transfers all the data received between flags to the receive data FIFO. If the receiver is in Hunt mode, however, no data transfer takes place until an opening flag is received. If an abort sequence is received, the receiver automatically re-enters Hunt mode. The Hunt status of the receiver is reported by the Sync/Hunt bit in RR0.

The second byte of an SDLC frame is assumed by the SCC to be the address of the secondary stations for which the frame is intended. The SCC provides several options for handling this address. If the Address Search Mode bit D2 in WR3 is set to zero, the address recognition logic is disabled and all the received data bytes are transferred to the receive data FIFO. In this mode, software must perform any address recognition. If the Address Search Mode bit is set to one, only those frames with addresses that match the address programmed in WR6 or the global address (all 1s) will be transferred to the receive data FIFO. If the Sync Character Load Inhibit bit (D1) in WR3 is set to zero, the address comparison is made across all eight bits of WR6. The comparison can be modified so that only the four most significant bits of WR6 need match the received address. This alterations made by setting the Sync Character Load Inhibit bit to one. In this mode, the address field is still eight bits wide and is transferred to the FIFO in the same manner as the data. In this application, the address search is performed.

When the address match is accomplished, the receiver leaves the Hunt mode and establishes the Receive

Interrupt on First Character mode. Upon detection of the receive interrupt, the CPU generates an Interrupt Acknowledge Cycle. The SCC returns the programmed vector %2C. This vector points to the location %4472 in the Program Status Area which contains the receive interrupt service routine address.

The receive data routine is called from within the receive interrupt service routine. While expecting a block of data, the Wait on Receive function is enabled. Receive read buffer RR8 is read and the characters are stored in memory location RBUF. The SCC in SDLC mode automatically enables the CRC checker for all data between opening and closing flags and ignores the Receive CRC Enable bit (D3) in WR3. The result of the CRC calculation for the entire frame in RR1 becomes valid only when the End of Frame bit is set in RR1. The processor does not use the CRC bytes, because the last two bits of the CRC are never transferred to the receive data FIFO and are not recoverable.

When the SCC recognizes the closing flag, the contents of the Receive Shift register are transferred to the receive data FIFO, the Residue Code (not applicable in this application) is latched, the CRC error bit is latched in the status FIFO, and the End of Frame bit is set in the receive status FIFO, a special receive condition interrupt occurs. The special receive condition register RR1 is read to determine the bit is zero, the frame received is assumed to be correct; if the bit is 1, an error in the transmission is indicated.

Before leaving the interrupt service routine, Reset Highest IUS (Interrupt Under Service), Enable Interrupt on Next Receive Character, and Enter Hunt Mode commands are issued to the SCC.

RECEIVE OPERATION (Continued)

If receive overrun error is made, a special condition interrupt occurs. The SCC presents vector %2E to the CPU, and the service routine located at address %447A is executed. Register RR1 is read to determine which error occurred. Appropriate action to correct the error should be taken by the user at this point. Error Reset and Reset Highest IUS commands are given to the SCC before returning to the main program so that the other low-priority interrupts can occur.

SOFTWARE

Software routines are presented in the following pages. These routines can be modified to include various other options (e.g., SDLC Loop, Digital Phase Locked Loop In addition to searching the data stream for flags, the receiver also scans for seven consecutive 1s, which indicates an abort condition. This condition is reported in the Break/Abort bit (D7) in RR0. This is one of many possible external status conditions. As a result transitions of this bit can be programmed to cause an external status interrupt. The abort condition is terminated when a zero is received, either by itself or as the leading zero of a flag. The receiver leaves Hunt mode only when a flag is found.

etc.). By modifying the WR10 register, different encoding methods (e.g., NRZI, FM0, FM1) other than NRZ can be used.

Appendix

Software Ro	utines			
plasm 1.3				
TOC OPI CODE	STNT SOURCE	STATEME	NT	
	1 2			
	2			
	3	SDLC N	ODULE	
	SLISTO CONSTA			
	WROA	NF	E21	IBASE ADDRESS FOR WRO CHANNEL AT
	RROA		821	IBASE ADDRESS FOR RRO CHANNEL AT
	RBUF		400	IBUPPER AREA FOR HECEIVE CHARACTERI
	PSAREA		400	ISTART ADDRESS FOR PROGRAM STAT AREAS
0000	COUNT			INO. OF CHAR. FOR TRANSMIT BOUTINE!
0000	ENTRY	MAIN PR	OCEDURE	
0000 7601		LOA	R1, PSAREA	
0002 4400				
0004 7D1D		LDCTL	PSAPOFF, R1	ILOAD PEAFI
0006 2100		LD	80,415000	
0008 5000 000A 3310		LD	D1 (4410) 86	
000C 001C	1.1		R1(4%1C),80	IPCW VALUE(\$5000) AT \$441C FOR VECTOREDI
				I INTERRUPTS I
000E 7600		LDA	R0, REC	
0010 0006*			1.2.5.62000000	
0012 3310		LD	R1(#\$76),80	IEXT. STATUS SERVICE ADOR. AT \$4476 INI
0014 0076				LPSA1
0016 7600		LDA	RD, SPCOND	17561
0018 00FA'				
001A 3310		LD	R1(#47A),R0	ISP.COND. SERVICE ADDR AT \$447A IN PEAL
001C 007A		22		그렇게, 그는 것 같은 것 같은 것 같은 것 같은 것 같아요. 한 것 같아요.
001E 5F00 0020 0034'		CALL	INIT	
0022 5P00		CALL	TRANSMIT.	
0024 008C'		CHUR	TRANSMIT	
0026 E8FF		JR	\$	
0028 AB	TRUP1	BVAL	140	ISTATION ADDRESS!
0029 48		RVAL	.8.	
002A 45		BVAL	'E'	
002B 4C		BVAL	.F.	
002C 4C		BVAL	.F.	
002D 4P 002E 20		BVAL	:°:	
002F 54		BVAL	1.00	
0030 48		BVAL	181	
0031 45		BVAL	· 8 ·	
0032 52		BVAL	*R*	
0033 45		BVAL	·E.	
0034		END	MAIN	

SOFTWARE (Continued)

0034		GLOBAL	INIT P	ROCEDURE	
	2100		LD	80,015	ING. OF PORTS TO WRITE TOI
0038	000F 7602		LDA	B2, SCCTAB	LADDRESS OF DATA FOR PORTS
	004E*		0.55		
	2101	ALOOP:	LD	R1, WHOA	
	PE21				
	0029		ADDB		
	A920		INC	R2	IPOINT TO WEGA, WELA ETC THEO LOOPI
	3A22		00718	eR1, ER2, RD	IPOINT TO WROA, WRIA ETC THRO LOOPI
	0018		-	RO	
	8004		TEST	80	IEND OF LOOP?!
	EZPB		JR.	MI, ALOOP	INC, KEEP LOOPINGI
	9808		RET		
004E		BCCTAB:			
004F			BVAL	100	IWR9-BARDWARE RESET!
0050			BVAL	2*4	
0051			BVAL		INR4-X1 CLE, SDLC, SYNC NODE:
0052			BVAL	2*10	INFLO-CRC PRESET ONE, HRL, FLAG ON IDLE, I
0053	80		BVAL	1.60	IFLAG ON UNDERRUNI
0054			BVAL	2*6	
0055			BVAL		INRS- ANY ADDRESS FOR SDLC STATIONI
0056			BVAL	2*7	
0057	78		BVAL	\$7E	IWR7-SDLC PLAG CHARI
0058			BVAL		
0059			BVAL	120	INR2-INT VECTOR \$201
0058			BVAL.		
0058			BAYE		IWR11-TE CLOCE & TREC OUT-BRG OUTI
005C			BVAL	2*12	
005D			BVAL		INR12- LOWER TC-CEI
005E			BVAL		
005P			BVAL		INB13- UPPER TC-01
0060			BVAL		
0061			BAY	403	IWEL4-BEG ON, BRG SEC-PCLEI
0062			BVAL		
0063			BVAL		IWR15-EXT INT. DISABLE!
0064			BVAL	2*5	
0065			BVAL	160	INSS-TE 8 BITS/CEAR, SDLC CRCI
0066			BVAL	2*3	
0067			BVAL	AC5	INR3-ADDR BRCH, REC EMABLES
0068			BAY	3+1	
0069			BVAL	108	INEL-RE INT ON 197 & SP COND, I IEXT INT DISABLE1
006A	12		BYAL	2*9	
0068			BVAL	105	INR9- MIE, VIS, STATUS LOW!
0060		END	INIT		

INITIALISATION ROUTINE FOR E-SCC

----- RECEIVE ROUTINE ------

		10		REC	SIVE A BLOCK OF	MESSAGE I
006C			GLOBAL INTRY	RECEIVE	PROCEDURE	
006C	3486			LDB OUTB	RLO, #128 WROA+2, RLO	INALT ON RECV.1
0070 0072 0074	6008			LDB	RLO, SAS	
0076	P823			OUTB	WROA+2, RLO	IENABLE WAIT FHC. SP. COND. INTI
007A 007C 007E	P231			LD	R1, #RRDA+16 R2, #COUNT+2	(COUNT+2 CHARACTERS TO READ)
0080	0008			LD	R3 , 4RBUP	IRECSIVE SUPPER IN MEMORY!
	3418			INDER	883,881,82	IREAD THE ENTIRE RESCACES
0088 008A 008C			END REC	BET		

			THE	BLOCK STARTS A	T LOCATION TRUP 1
008C		GLOBAL ENTRY	TRANSMIT	PROCEDURE	
008C 21	02		LD	82,0TBOP	IPTR TO START OF BUFFERI
0088 00	28"				
0090 CS			LDB	31.0,8468	
0092 3/	85		OUTS	WROA+10, RLO	IENABLE TRANSMITTER!
0094 PS				100000	
0096 C8			LDB	RL0,#100	INAIT ON TRANSMITI
0098 37			0078	WROA+2,810	
009A PE					
009C C8			LDB	RL0, ****	
0098 34			OUTS	WROA+2, HLO	INAIT ENABLE:
GOAD PE					
00A2 C8			LDB	MLO, #180	
00.44 34			0075	WRDA, RLO	IRESET TWCRC GENERATOR:
ODAS PE			10.00	10.133(A)	
00A8 21			LD	R1, WROA+16	IWREA SELECTEDI
GOAA PE			12.218	85865	
00AC 21			LD	80,01	
00AE 00			100		100.000 /100.000
COBC CE			LDB	RL0, \$169	ISDLC CRC1
00B2 3/			OUTS	NBDA+10,RL0	IWRSA-TRCRC ENABLES
00B4 FE					
0086 37			OTIRB	#R1, #R2, RD	ISEND ADDRESS!
00B8 00					
DOBA CE			LDB	BLO, BACO	Contraction in contract of a second
DOBC 3A			OUTB	NRDA, RLO	IRESET TRUND/BOM LATCHI
0000 21			LD		
00C2 00			LD	RD, COUNT-1	
00C4 3A			OTIRB	881,882,80	LORD BREAKING
0006 00			OTTRB	ext, enz, m	ISEND MESSAGE!
00C8 21			LD	R0, 1926	ICREATE DELAY BEFORE DISABLING!
00CA 03				Nu, 1720	ICREATE DELAS BEFORE DISABLINGT
OOCC FO		DEL	DJHZ	RO, DEL	ITRANSMITTER SO THAT CRC CAN BEI
COCE CB		of Day 1	LDB	RL0, #0	ISENTI
0000 34			OUTB	WROA+10, MLO	
00D2 FE			COLD	#ROW110,350	IDISABLE TRANSMITTER!
0004 92			RET		
0006		END TRA			
		and the	and the second s		

TRANSMIT ROUTINE SEND A BLOCK OF BIGHT DATA CHARACTERS THE BLOCK STARTS AT LOCATION THUP

0005	GLOBAL RE	C PROCEDURE	
00D6 93F3	PUS	H 4815,83	
00D8 93F2	POS	# @R15,R2	
00DA 93F1	POS	8 4815,81	
00DC 93F0	205		
00DE 3A94	158	RL1, RROA	IREAD STATUS REG REDAI
0080 FE21			
00E2 A690	BIT	B RL1,00	ITEST IF BE CHAR SET!
0084 E602	JR	1,RESET	IYES CALL RECEIVE ROUTINES
0086 5P00	CAL	L RECEIVE	
00E8 005C'	1000		
DDEA C838	RESET: LDS	3LD, #138	
DDEC 3A86	007	NRDA, RLO	IRESET HIGHEST IUSI
ODES PE21		in the second second	
0050 9750	POP		
00F2 97F1	POP	81,0815	
0024 9722	POP	82,4815	
0026 9723	POP		
0078 7800	188	T	
OOPA	END REC		

RECEIVE OPERATION (Continued)

OOPA GLOMAL SPCOND PROCEDURE ENTRY OOPA \$370 PUSH \$R15,80 OOPC 3A84 INB \$R16,820A+2 IREAD ERRORS! OOPC 3A84 INB \$R16,820A+2 IREAD ERRORS! OOPA \$270 BITS \$R16,87 IEND OF PRAME ?! OID0 A\$87 IPROCESS OVEREDN,PRAMENE ERRORS IF AST! JR OID12 2403 JR 1,RESE DB \$R10,8420 OID2 2403 JR 1,RESE DB \$R10,8420 OID4 C820 DB \$R10,8420 OUTB \$N80A,810 I YES,ENABLE INT ON NEXT REC CHAR! OID5 7821 OUTB \$N80A,810 I YES,ENABLE INT ON NEXT REC CHAR! OUTS \$N80A,810 OID6 7821 OUTB \$N80A,810 IERBOR RESET! OUTS \$N80A,42,810 IERBOR RESET! OID2 2463 OUTB \$N80A,42,810 INAIT DISABLE,821NT ON 1ST OR SP COND. OIT5 \$N80A,42,810 INAIT DISABLE,821NT ON 1ST OR SP COND. OI12 3A86 OUTB \$N80A,42,810 INAIT DISABLE,821NT ON 1ST OR SP COND. IRESET BIGHEST IUS! OI14 7823 LDB \$R10,4438 IRESET BIGHEST IUS! IREST OI16 77F0 POP R3,8815 IREST IREST			CT 08.11	anonan.	TRACE PROPERTY AND	
ODPE 3884 INB RL0,820A+2 IREAD ERRORS! ODPE PE33 DITB RL0,820 IEND OF PRAME ?! ODPE PE33 DITB RL0,87 IEND OF PRAME ?! ODPE PE33 DITB RL0,87 IEND OF PRAME ?! ODPE PE33 DITB RL0,87 IEND OF PRAME ?! OD2 2603 JR I,RESE IF ANT! OD46 6200 JR I,RESE IYES,ENABLE INT ON HEXT REC CHAR! OD53 AR6 OUTB WR0A,RL0 IYES,ENABLE INT ON HEXT REC CHAR! OD60 AR6 OUTB WR0A,RL0 IERROR RESET! OD100 SA86 OUTB WR0A+2,RL0 IWAIT DISABLE,REINT ON 1ST OR SP COND. OD110 SA86 OUTB WR0A+2,RL0 IWAIT DISABLE,REINT ON 1ST OR SP COND. OD140 FE33 LDB RL0,4%38 OUTB IREA OD141 FE34 OUTB MR0A,RL0 IRESET EIGHEST IDE1 OD141 FE30 OUTB REA </th <th>OUPA</th> <th></th> <th></th> <th>arcond</th> <th>PROCEEDINE</th> <th></th>	OUPA			arcond	PROCEEDINE	
DDFE FEIS BITS BL0,87 IEND OF FRAME 71 0100 A687 IPROCESS OVEREDS, FRAMENG ERBORS IF ASTI JR IFASTI 0101 GE03 JR I,RESE IF ASTI 0104 GE03 JR I,RESE IF ASTI 0104 GE03 JR I,RESE IF ASTI 0104 GE03 JR I,RESE IF ASTI 0105 JAB6 OUTS ME0,420 IF ASTI 0106 JAB6 OUTS WE0A,8L0 I YES,ENABLE INT ON NEXT REC CHARI 0106 JAB6 OUTS WE0A,8L0 I YES,ENABLE INT ON NEXT REC CHARI 0107 JAB6 OUTS WE0A,8L0 IERBOR RESETI 0106 GE08 LDB ML0,4438 INAIT DISABLE, REINT ON IST OR SP COND. 0114 FE23 LDB NE0,4438 IRESET EIGHEST IUSI 0114 JAB6 OUTS MR0A,RL0 IRESET EIGHEST IUSI 0116 SA86 OUTS MR0A,RL0 IRESET EIGHEST IUSI <	00PA 93	3P0		PUSH	#R15,80	
0100 ASE7 DITE RL0,47 IEND OF PRAME ?I 0101 DECESS OVERDEX,PRANING ERRORS IF ANYI JR 1, RESE 0101 DECESS OVERDEX,PRANING ERRORS IF ANYI JR 1, RESE 0102 E603 JR 1, RESE DITE NAYI 0102 E603 JR 1, RESE DITE NAYI 0104 C820 LDS RL0,4720 I YES,ENABLE INT ON HEXT REC CHARI 0105 JASE OUTE NS0A, RL0 I YES,ENABLE INT ON HEXT REC CHARI 0105 C610 RESE: LDB RL0,4430 OUTE 0105 JASE OUTE NS0A, RL0 IEBROR RESETI 0105 JASE OUTE NS0A, RL0 IEBROR RESETI 0110 C558 OUTE NS0A, RL0 INAIT DISABLE, REINT ON IST OR SP COND. 0114 F230 LDB RL0,4438 INAIT DISABLE, REINT ON IST OR SP COND. 0114 F230 LDB RL0,4438 IRESET EIGHEST IUSI 0114 F300				IND	BLO, RROA+2	IREAD ERRORS!
IPROCESS OVEREDS, PRANING ERRORS IF ANYI 0102 E403 JR 1, RESE 0104 C820 LDB RL0, 4220 0105 3A86 OUTB WR0A, RL0 I YES, ENABLE INT ON HEXT REC CHARI 0106 C830 RESE, LDB RL0, 4420 0106 C830 OUTB WR0A, RL0 I YES, ENABLE INT ON HEXT REC CHARI 0106 C830 RESE, LDB RL0, 4430 0106 C836 OUTB WR0A, RL0 IERROR RESETI 0106 C836 LDB RL0, 4438 INAIT DISABLE, REINT ON IST OR SP COND. 0114 FE3 OUTB MR0A, RL0 IRESET EIGHEST IUSI 0116 C836 LDB RL0, 4438 IRESET EIGHEST IUSI 0116 C936 LDB RL0, 4438 IRESET EIGHEST IUSI 0116 C936 LDB RL0, 4438 IRESET EIGHEST IUSI 0116 C9370 POP R0, 4815 IREST	ODFE PE	E23				
IPROCESS OVEREDN, FRAMEING ERRORS IF ASY1 JR 1, REFE JR 2, REFE JR 2, REFE JR 2, REFE JR 2, REFE JR 2, REFE JR 2, REFE JIB 2, 0, 420 OUTS NA0, ALO I YES, ENABLE INT ON HEXT REC CHARI OUTS NA0, ALO I YES, ENABLE INT ON HEXT REC CHARI OUTS NA0, ALO IERROR RESETI OILO CEDE OUTS NA0, ALO IREST EIGHEST IDSI OILO 77P0 OF R0, 815 OILE 7800 OF RET	0100 A6	6.87		BITE	BL0,87	IEND OF FRAME ?!
0152 E603 JR 1,RESE 0164 C820 LDS RL0,8420 0164 C820 DTR NS0A,RL0 I YES,ENABLE INT ON NEXT REC CHARI 0166 AR6 OUTR NS0A,RL0 I YES,ENABLE INT ON NEXT REC CHARI 0166 PE21 OUTS NS0A,RL0 I RENOR RESETI 0160 C820 OUTS NS0A,RL0 IERBOR RESETI 0160 F21 OUTS NS0A,RL0 IERBOR RESETI 0160 C650 LDS RL0,0408 INAIT DISABLE,REINT ON 1ST OR SP COND. 0114 F23 OUTS NS0A,RL0 IRESET EIGHEST IUSI 0114 F23 LDS NL0,0438 IRESET EIGHEST IUSI 0118 SA86 OUTS NK0A,RL0 IRESET EIGHEST IUSI 0114 F21 DOP R0,0815 IIISI 0114 7800 IRET IIISI			I PROCE	ISS OVER	ION, FRAMING ERROR	IF ANYI
Disk CBB PL0,4320 Disk CBB PL0,4320 I YES,ENABLE INT ON NEXT REC CHAR! Disk DUTB NR0A,RLO I YES,ENABLE INT ON NEXT REC CHAR! Disk DUTB NR0A,RLO I YES,ENABLE INT ON NEXT REC CHAR! Disk LDB RLO,4430 DUTB Disc JASS OUTB NR0A,RLO Disc LDB RLO,4430 IERROR RESET! Disc DUTB NR0A+2,RLO INAIT DISABLE,REINT ON 1ST OR SP COND. Dill CR06 DUTB NR0A+2,RLO INAIT DISABLE,REINT ON 1ST OR SP COND. Dill CR06 DUTB NR0A+2,RLO INAIT DISABLE,REINT ON 1ST OR SP COND. Dill CR06 DUTB NR0A+2,RLO INAIT DISABLE,REINT ON 1ST OR SP COND. Dill CR07 DUTB NR0A,RLO IRESET EIGHEST IDE! Dill CR07 POP RO,8815 INAIT DISABLE,REST EIGHEST IDE!	0102 86	6.03				
0105 3A85 OUTB WHOA, RLO I YES, ENABLE INT ON HEXT REC CHAR! 0106 PE11 NESR: LDB RLO, 0430 0106 CS30 NESR: LDB RLO, 0430 0106 PE11 OUTS NBOA, RLO IERBOR RESET! 0106 PE21 DB RLO, 0408 IERBOR RESET! 0110 CS38 OUTS NBOA.42, RLO IMAIT DISABLE, REINT ON 1ST OR SP COND. 0114 PE23 OUTS NBOA.438 INAIT DISABLE, REINT ON 1ST OR SP COND. 0116 CS38 LDB NLO, 0438 IRESET EIGHEST IUSI 0114 PE21 OUTS NBOA, RLO IRESET EIGHEST IUSI 0114 PS14 FE3 OUTS NBOA, RLO IRESET EIGHEST IUSI 0114 PS14 FE3 OUTS NBOA, RLO IRESET EIGHEST IUSI 0114 FE3 OUTS NBOA, RLO IRESET EIGHEST IUSI 0114 FE3 OUTS NBOA, RLO IRESET 0115 FE3 OUT				LDB	RL0. #120	
0108 FE21 0108 CE30 RESE: LDB RL0, 0430 0100 CA06 0100 CA06 0100 CA06 0100 CE30 0110 CE30 0110 CE30 0112 CA06 0112 CA06 0114 CE30 0114 CE30 0116 CA30 0116 CA30 0116 CA30 0116 CA30 0116 CA30 0116 CA30 0116 CA30 0117 MR0A, RL0 IRESET EIGHEST IUSI 0116 CA30 0118 FE21 0116 CA30 0118 FE3 0118 FE3 0110 FF5 0118 FE3 0110 FF5 0110 FF5 0100 FF5				OUTS.	WROA, RLO	I YES, ENABLE INT ON NEXT REC CHARI
OIGA CEIG RES8: LDB RL0,0430 OIGE PE21 OUTB NR0A,RL0 IERBOR RESETI OIGE FE21 DIGE FE21 DIGE FE21 IMAIT DIGABLE,REINT ON 1ST OR SP COND. OI12 3A66 OUTB NR0A+2,RL0 IMAIT DIGABLE,REINT ON 1ST OR SP COND. OI14 FE23 DIGE FE21 IMAIT DIGABLE,REINT ON 1ST OR SP COND. OI14 SA86 OUTB NE0A,RL0 IRESET EIGHEST IDE1 OI15 SA86 OUTB NF0A,RL0 IRESET EIGHEST IDE1 OI16 97F0 POP R0,8R15 IRET						
OIGC 3A84 OUTS WHDA, RLO IERAOR RESET: DIGE FE21 LDB RLO,74408 IMAIT DISABLE, REINT ON 1ST OR SP COND. DI14 C658 OUTS MRDA+2,RLD IMAIT DISABLE, REINT ON 1ST OR SP COND. DI14 FE23 DIS RLD, 4438 IMAIT DISABLE, REINT ON 1ST OR SP COND. DI16 C338 LDB NLO, 4438 IRESET EIGHEST IUSI DI18 A866 OUTS MRA, RLO IRESET EIGHEST IUSI DI14 F721 DI15 IREST IRESET EIGHEST IUSI DI12 G3760 POP RD, 4R15 IRET			RESR.	LOB	85.0.0130	
010E F221 0110 C608 LDB FL0,74408 0112 C608 OUTS ME0A+2,RLD INAIT DISABLE,REINT ON 1ST OR SP COND. 0114 F23 0116 C638 LDB FL0,4438 0118 SA86 OUTS ME0A,RLO IREST EIGHEST IDE: 0118 7800 POP R0,8815 0118 7800 IRET				OUTS	WROA. RLO	IERBOR RESET!
0110 CR08 LDB ML0,7008 0112 3A86 OUTB WR0A+2,RLD IWAIT DISABLE,REINT ON 1ST OR SP COMD. 0114 FE23 INAIT DISABLE,REINT ON 1ST OR SP COMD. III S OR SP COMD. 0116 C838 LDB ML0,4038 III S 3A86 OUTB WR0A,RLO IRESET BIGHEST IUSI 0116 9386 OUTB WR0A,RLO IRESET BIGHEST IUSI IIII JUSI 0116 97F0 POP R3,8815 IIRET IIRET						
0112 3A86 00TB WR0A+2,BLD INAIT DISABLE,BEINT ON 1ST OR SP COMD. 0114 FE23 LDB HL0,0438 0116 C838 00TB MR0A,BLO IRESET EIGHEST IDSI 0118 FE21 0011 POP R0,8R15 0118 7800 IRET				LDB	81.0.788.08	
0114 FE23 0116 C838 0118 3A86 0118 3A86 0118 7F21 011C 97F0 011C 97F0 011C 97F0 011E 7B00 011E 7B00 011E 7B00						INAIT DISABLE, BAINT ON 1ST OF SP COND.
0116 C838 LDB NL0,4838 0118 3A86 OUTS MROA,RLO IRESET HIGHEST IVSI 0114 FE21 011C 97F0 POF R3,8815 011E 7800 IRET						
0118 3A86 OUTS WROA,RLO IRESET HIGHEST IDEN 011A FE21 011C 97F0 FOF RD, 8R15 011E 7500 IRET				LDB	85.0.0138	
011A FE21 011C 97F0 POP R0,8815 011E 7800 IRET						IREGRY BIGHEST TUSI
011C 97F0 POP R0,4R15 011E 7B00 IRET					the state of the s	There is a second to be a second to
OILE 7300 IRET				POP	80.8815	
					in fents	
0120 END SPCOND		200		THOI		
	0120		END SE	COND		