HM624256A Series

262144-word × 4-bit High Speed CMOS Static RAM

The Hitachi HM624256A is a high speed 1M Static RAM organized as 262,144-word × 4-bit. It realizes high speed access time (20/25/35 ns) and low power consumption, employing CMOS process technology and high speed circuit designing technology.

It is most advantageous for the field where high speed and high density memory is required, such as the cache memory for main frame or 32-bit MPU.

The HM624256A, packaged in a 400-mil plastic SOJ is available for high density mounting.

Features

- Single 5 V supply and high density 28-pin package (DIP and SOJ)
- High speed
  Access time: 20/25/35 ns (maximum)
- Low power dissipation
  Active mode: 350 mW (typical)
  Standby mode: 100 μW (typical)
- Completely static memory
  No clock or timing strobe required
- Equal access and cycle time
- Directly TTL compatible
  All inputs and outputs

Ordering Information

Type No.	Access time	Package
HM624256AP-20	20 ns	400 mil
HM624256AP-25	25 ns	28-pin
HM624256AP-35	35 ns	plastic DIP
HM624256ALP-20	20 ns	(DP-28C)
HM624256ALP-25	25 ns	
HM624256ALP-35	35 ns	
HM624256AJP-20	20 ns	400 mil
HM624256AJP-25	25 ns	28-pin
HM624256AJP-35	35 ns	plastic SOJ
HM624256ALJP-20	20 ns	(CP-28D)
HM624256ALJP-25	25 ns	
HM624256ALJP-35	35 ns	

Pin Arrangement

A0	1		28	V_{CC}
A1	2		27	A17
A2	3		26	A16
A3	4		25	A15
A4	5		24	A14
A5	6		23	A13
A6	7		22	A12
A7	8		21	A11
A8	9		20	NC
A9	10		19	I/O 1
A10	11		18	I/O 2
$\overline{CS}$	12		17	I/O 3
$\overline{OE}$	13		16	I/O 4
V_{SS}	14		15	$\overline{WE}$

(Top view)

Pin Description

Pin name	Function
A0 – A17	Address
I/O1 – I/O4	Input/output
$\overline{CS}$	Chip select
$\overline{OE}$	Output enable
$\overline{WE}$	Write enable
V_{CC}	Power supply
V_{SS}	Ground

Block Diagram

Function Table

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	Mode	V_{CC} current	I/O pin	Ref. cycle
H	X	X	Not selected	I_{SB}, I_{SB1}	High-Z	—
L	L	H	Read	I_{CC}	Dout	Read cycle (1) – (3)
L	H	L	Write	I_{CC}	Din	Write cycle (1)
L	L	L	Write	I_{CC}	Din	Write cycle (2)

Note: X: H or L

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	Vin	−0.5[*1] to +7.0	V
Power dissipation	P_T	1.0	W
Operating temperature range	Topr	0 to +70	°C
Storage temperature range	Tstg	−55 to +125	°C
Storage temperature range under bias	Tbias	−10 to +85	°C

Note: 1.   Vin min = −2.0 V for pulse width ≤ 10 ns

Recommended DC Operating Conditions (Ta = 0 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	V
Input high (logic 1) voltage	V_{IH}	2.2	—	6.0	V
Input low (logic 0) voltage	V_{IL}	-0.5^{*1}	—	0.8	V

Note: 1. V_{IL} min = -2.0 V for pulse width $\leq$ 10 ns

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%, V_{SS} = 0 V)

Parameter	Symbol	HM624256A-20			HM624256A-25/35			Unit	Test conditions
		Min	Typ[*1]	Max	Min	Typ[*1]	Max		
Input leakage current	$|I_{LI}|$	—	—	2.0	—	—	2.0	µA	V_{CC} = max Vin = V_{SS} to V_{CC}
Output leakage current	$|I_{LO}|$	—	—	2.0	—	—	2.0	µA	$\overline{CS}$ = V_{IH} $V_{I/O}$ = V_{SS} to V_{CC}
Operating power supply current	I_{CC}	—	—	150	—	—	120	mA	$\overline{CS}$ = V_{IL}, $I_{I/O}$ = 0 mA, min cycle
Standby power supply current	I_{SB}	—	—	60	—	—	40	mA	$\overline{CS}$ = V_{IH}, min cycle
Standby power supply current (1)	I_{SB1}	—	0.02	2.0	—	0.02	2.0	mA	$\overline{CS}$ $\geq$ V_{CC} $-$ 0.2 V 0 V $\leq$ Vin $\leq$ 0.2 V or
	$I_{SB1}{}^{*2}$	—	—	100[*2]	—	—	100[*2]	µA	Vin $\geq$ V_{CC} $-$ 0.2 V
Output low voltage	V_{OL}	—	—	0.4	—	—	0.4	V	I_{OL} = 8 mA
Output high voltage	V_{OH}	2.4	—	—	2.4	—	—	V	I_{OH} = -4 mA

Notes: 1.   Typical values are at V_{CC} = 5.0 V, Ta = +25°C and not guaranteed.
         2.   LP and LJP version

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Max	Unit	Test conditions
Input capacitance	Cin	—	5[*2] 6[*3]	pF	Vin = 0 V
Input/output capacitance	$C_{I/O}$	—	8	pF	$V_{I/O}$ = 0 V

Note: 1.   This parameter is sampled and not 100% tested.
   2.   SOJ package
        3.   DIP package

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ± 10%, unless otherwise noted.)

Test Conditions

- Input pulse levels: 0V to 3.0 V
- Input rise and fall times: 4 ns
- Input timing reference levels: 1.5 V

- Output timing reference levels: 1.5 V
- Output load: See figures

Output load (A)

Output load (B)
(For t_{CHZ}, t_{OHZ}, t_{CLZ}, t_{OLZ}, t_{WHZ} and t_{OW})

Note: 1. Including scope and jig

Read Cycle

Parameter	Symbol	HM624256A-20		HM624256A-25		HM624256A-35		Unit
		Min	Max	Min	Max	Min	Max	
Read cycle time	t_{RC}	20	—	25	—	35	—	ns
Address access time	t_{AA}	—	20	—	25	—	35	ns
Chip select access time	t_{ACS}	—	20	—	25	—	35	ns
Chip selection to output in low-Z	t_{CLZ}[1]	5	—	5	—	5	—	ns
Output enable to output valid	t_{OE}	—	10	—	12	—	15	ns
Output enable to output in low-Z	t_{OLZ}[1]	0	—	0	—	0	—	ns
Chip deselection to output in high-Z	t_{CHZ}[1]	0	10	0	12	0	15	ns
Chip disable to output in high-Z	t_{OHZ}[1]	0	10	0	10	0	10	ns
Output hold from address change	t_{OH}	5	—	5	—	5	—	ns
Chip selection to power up time	t_{PU}	0	—	0	—	0	—	ns
Chip deselection to power down time	t_{PD}	—	12	—	15	—	25	ns

Read Timing Waveform (1) [1], [2]

Read Timing Waveform (2) [2], [3], [5]

Read Timing Waveform (3) [1], [2], [4], [5]


Notes: 1. Transition is measured ±200 mV from steady state voltage with Load (B). This parameter is
        sampled and not 100% tested.
        2. $\overline{WE}$ is high for read cycle.
        3. Device is continuously selected, $\overline{CS} = V_{IL}$.
        4. Address valid prior to or coincident with $\overline{CS}$ transition low.
   5. $\overline{OE} = V_{IL}$

Write Cycle

Parameter	Symbol	HM624256A-20 Min	Max	HM624256A-25 Min	Max	HM624256A-35 Min	Max	Unit
Write cycle time	t_{WC}	20	—	25	—	35	—	ns
Chip selection to end of write	t_{CW}	15	—	17	—	25	—	ns
Address valid to end of write	t_{AW}	16	—	20	—	30	—	ns
Address setup time	t_{AS}	0	—	0	—	0	—	ns
Write pulse width	t_{WP}	15	—	17	—	25	—	ns
Write recovery time	t_{WR}	0	—	0	—	0	—	ns
Output disable to output in high-Z	t_{OHZ}[1]	0	10	0	10	0	10	ns
Write to output in high-Z	t_{WHZ}[1]	0	12	0	15	0	15	ns
Data to write time overlap	t_{DW}	12	—	15	—	20	—	ns
Data hold from write time	t_{DH}	0	—	0	—	0	—	ns
Output active from end of write	t_{OW}[1]	0	—	0	—	0	—	ns

Write Timing Waveform (1)

Write Timing Waveform (2) [6]

Notes: 1. Transition is measured ±200 mV from steady state voltage with Load (B). This parameter is sampled and not 100% tested.
2. A write occurs during the overlap (t_{WP}) of a low $\overline{CS}$ and a low $\overline{WE}$.
3. t_{WR} is measured from the earlier of $\overline{CS}$ or $\overline{WE}$ going high to the end of write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{CS}$ low transition occurs simultaneously with the $\overline{WE}$ low transitions or after the $\overline{WE}$ transition, output remain in a high impedance state.
6. $\overline{OE}$ is continuously low. ($\overline{OE} = V_{IL}$)
7. Dout is the same phase of write data of this write cycle.
8. Dout is the read data of next address.
9. If $\overline{CS}$ is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.

Low V$_{CC}$ Date Retention Characteristics (Ta = 0 to +70°C)

This characteristics is guaranteed only for L-version.

Parameter	Symbol	Min	Typ	Max	Unit	Test conditions
V$_{CC}$ for data retention	V$_{DR}$	2.0	—	—	V	$\overline{CS} \geq$ V$_{CC}$ – 0.2 V, Vin $\geq$ V$_{CC}$ – 0.2 V or 0 V $\leq$ Vin $\leq$ 0.2 V
Data retention current	I$_{CCDR}$	—	2	50[*1]	µA	
Chip deselect to data retention time	t$_{CDR}$	0	—	—	ns	
Operation recovery time	t$_R$	5	—	—	ms	

Note: 1.   V$_{CC}$ = 3.0 V

Low V$_{CC}$ Data Retention Timing Waveform