



PCM2702

For most current data sheet and other product information, visit www.burr-brown.com

16-Bit Stereo DIGITAL-TO-ANALOG CONVERTER with **USB** Interface

FEATURES

- **INTEGRATED USB INTERFACE:**
Full-Speed Transceiver Supports 12Mbps Data Transfer.
Fully Compliant with the USB 1.0 Specification.
Adaptive Mode for Isochronous Transfer.
Self-Powered Device.
- **ACCEPTS 16-BIT STEREO AND MONO USB AUDIO DATA STREAMS.**
- **ANALOG PERFORMANCE ($V_{CC} = 5V$):**
Dynamic Range: 100dB (typ at 16-bit)
SNR: 105dB (typ)
THD+N: 0.002% (typ at 16-bit)
Full-Scale Output: 3.1Vp-p
- **8X OVERSAMPLING DIGITAL FILTER:**
Passband: $0.454f_s$
Stopband: $0.546f_s$
Passband Ripple: $\pm 0.002dB$
Stopband Attenuation: $-82dB$
- **SAMPLING RATE (F_s): 32kHz, 44.1kHz, 48kHz**
- **ON-CHIP CLOCK GENERATOR WITH SINGLE 12MHz CLOCK SOURCE**
- **MULTI-FUNCTIONS:**
Digital Attenuator: 0dB to $-64dB$, 1dB/step
Soft Mute
Zero Flag
Suspend Flag
Playback Flag
- **DUAL POWER SUPPLIES:**
+5V for Analog portion
+3.3V for Digital portion
- **PACKAGE: SSOP-28**

APPLICATIONS

- **STAND-ALONE USB AUDIO SPEAKERS**
- **CRT/LCD INTEGRATED USB AUDIO SPEAKERS**
- **USB AUDIO AMPLIFIERS**
- **OTHER USB AUDIO APPLICATIONS**

DESCRIPTION

The PCM2702 is a single chip digital-to-analog converter offering two D/A output channels and an integrated USB 1.0 compliant interface controller. The newly developed SpAct™ (Sampling Period Adaptive Controlled Tracking) system recovers a stable, low-jitter clock for internal PLL and DAC operation from the USB interface audio data.


The PCM2702 is based upon Burr-Brown's Enhanced Multi-level Delta-Sigma Modulator, an 8x oversampling digital interpolation filter, and an analog output low-pass filter.

The PCM2702 can accept a 48kHz, 44.1kHz and 32kHz sampling rates, using either 16-bit stereo or monaural audio data. Digital attenuation and soft-mute features are included, and are controlled via USB audio class request.

Patents Pending.

SpAct™ is a trademark of Burr-Brown Corporation.





PIN	NAME	TYPE	DESCRIPTIONS
1	XTI	IN	Crystal Oscillator Input. ⁽¹⁾
2	V _{DDC}	—	Digital Power Supply for Clock Generator, +3.3V.
3	DGND	—	Digital Ground for Clock Generator.
4	V _{DD}	—	Digital Power Supply, +3.3V.
5	DGND	—	Digital Ground.
6	D+	IN/OUT	USB Differential Input/Output Plus.
7	D-	IN/OUT	USB Differential Input/Output Minus.
8	V _{BUS}	IN	USB Bus Power (this pin NEVER consumes USB bus power). ⁽²⁾
9	DGNDU	—	Digital Ground for USB Transceiver.
10	PLYBCK	OUT	Playback flag, active LOW (LOW: playback, HIGH: idle).
11	SSPND	OUT	Suspend flag, active LOW (LOW: suspend, HIGH: operational).
12	ZERO	OUT	Zero flag (LOW: Normal, HIGH: ZERO.)
13	TEST3	IN	Test pin 3. Connect to digital ground. ⁽²⁾
14	TEST2	IN	Test pin 2. Connect to digital ground. ⁽²⁾
15	TEST1	IN	Test pin 1. Connect to digital ground. ⁽²⁾
16	TEST0	IN	Test pin 0. Connect to digital ground. ⁽²⁾
17	V _{CCR}	—	Analog Supply for R-channel, +5V.
18	AGNDR	—	Analog Ground for R-channel.
19	V _{OUTR}	OUT	Analog Output for R-channel.
20	AGND	—	Analog Ground.
21	V _{COM}	—	DC Common-Mode Voltage for DAC.
22	V _{CC}	—	Analog Supply, +5V.
23	V _{OUTL}	OUT	Analog Output for L-channel.
24	AGNDL	—	Analog Ground for L-channel.
25	V _{CCL}	—	Analog Supply for L-channel, +5V.
26	AGNDP	—	Analog Ground for PLL.
27	V _{CCP}	—	Analog Supply for PLL, +5V.
28	XTO	OUT	Crystal Oscillator Output.

NOTES: (1) 3.3 V tolerant. (2) Schmitt trigger input with internal pull-down, 5V tolerant.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Supply Voltage ⁽²⁾	+6.5V
Supply Voltage ⁽³⁾	+4.0V
Supply Voltage Differences ⁽⁴⁾	±0.1V
Supply Voltage Differences ⁽⁵⁾	±0.1V
Ground Voltage Differences ⁽⁶⁾	±0.1V
Digital Input Voltage ⁽⁷⁾	-0.3V to V _{DD} + 0.3V
Digital Input Voltage ⁽⁸⁾	-0.3V to 6.5V
Analog Input Voltage	-0.3V to V _{CC} + 0.3V
Input Current (any pins except supplies)	±10mA
Operating Temperature	-25°C to +85°C
Storage Temperature	-55°C to +125°C
Junction Temperature	+150°C
Lead Temperature (soldering, 5s)	+260°C
Package Temperature (IR reflow, peak, 10s)	+235°C

NOTES: (1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability. (2) V_{CC}, V_{CCL}, V_{CCR}, V_{DDP}. (3) V_{DD}, V_{DDC}. (4) Among V_{CC}, V_{CCL}, V_{CCR}, V_{CCP}. (5) Among V_{DD}, V_{DDC}. (6) Among AGND, AGNDL, AGNDR, AGNDP, DGND, DGND, and DGNDU. (7) XTI, D+, D-, PLYBCK, SSPND, ZERO, XTO. (8) V_{BUS}, TEST#, TEST2, TEST1, TEST0.

PACKAGE/ORDERING INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER ⁽¹⁾	TRANSPORT MEDIA
PCM2702E "	SSOP-28 "	324 "	0°C to +70°C "	PCM2702E "	PCM2702E PCM2702E/2K	Rails Tape and Reel

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K indicates 2000 devices per reel). Ordering 2000 pieces of "PCM2702E/2K" will get a single 2000-piece Tape and Reel.




ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



BLOCK DIAGRAM





TYPICAL PERFORMANCE CURVES

All specifications at $T_A = +25^\circ\text{C}$, $V_{CC} = V_{CCL} = V_{CCR} = V_{CCP} = 5.0\text{V}$, $V_{DD} = V_{DDC} = 3.3\text{V}$, $f_S = 44.1\text{MHz}$, signal frequency = 1kHz and 16-bit data, unless otherwise specified.

DIGITAL FILTER PERFORMANCE









ANALOG FILTER PERFORMANCE



TYPICAL PERFORMANCE CURVES (Cont.)



All specifications at $T_A = +25^\circ\text{C}$, $V_{CC} = V_{CCL} = V_{CCR} = V_{CCP} = 5.0\text{V}$, $V_{DD} = V_{DDC} = 3.3\text{V}$, $f_s = 44.1\text{MHz}$, signal frequency = 1kHz and 16-bit data, unless otherwise specified.

ANALOG DYNAMIC PERFORMANCE



TYPICAL PERFORMANCE CURVES (Cont.)

All specifications at $T_A = +25^\circ\text{C}$, $V_{CC} = V_{CCL} = V_{CCR} = V_{CCP} = 5.0\text{V}$, $V_{DD} = V_{DDC} = 3.3\text{V}$, $f_s = 44.1\text{MHz}$, signal frequency = 1kHz and 16-bit data, unless otherwise specified.



THEORY OF OPERATION

USB INTERFACE

The description of the USB interface complies with Universal Serial Bus specification Rev. 1.0.

Control and audio data are both transferred to the PCM2702 via D+ (pin 6) and D- (pin 7). All data to/from the PCM2702 are transferred at full-speed. V_{BUS} (pin 8) and DGNDU (pin 9) are also connected to the USB bus. V_{BUS} (pin 8) never consumes USB bus power, it is used only for detecting the connection of the USB bus. The following information is provided in the device descriptor.

USB Revision	1.0
Device Class	0x00 (device defined interface level)
Device Subclass	0x00 (not specified)
Device Protocol	0x00 (not specified)
Max Packet Size for Endpoint 0	8 byte
Vendor ID	0x08BB
Device ID	0x2702
Release	1.0

TABLE I. Device Definition.

DEVICE CONFIGURATION

Figure 1 illustrates USB audio function topology. The PCM2702 has two interfaces. Each interface is constructed by some alternative setting. Interface #0 has one alternative setting. Alternative setting #0 describes the standard audio control interface. The audio control interface is constructed by a terminal. The PCM2702 has the following three terminals.

- Input Terminal (IT)
- Output Terminal (OT)
- Feature Unit (FU)

The Input Terminal is defined as “USB stream” (terminal type 0x0101). The Input Terminal can accept 2-channel audio streams comprised of left and right channel data. The Output Terminal is defined as a “speaker” (terminal type 0x0301). The Feature Unit supports the following sound control features.

- Volume Control
- Mute Control

The built-in digital volume controller can be manipulated by an audio class specific request from 0.0dB to -64.0dB in steps of 1.0dB. Each channel can be set independently. The master volume control is also supported. The built-in digital mute controller can be manipulated by an audio class specific request. A master mute-control request is acceptable. A request to an individual channel will be stalled and ignored.

Interface #1 has three alternative settings. Alternative setting #0 is the Zero Bandwidth setting. Alternative setting #1 is the 16-Bit Stereo setting, and is an operational setting. Alternative setting #2 is the 16-Bit Monaural setting, and is also an operational setting. The PCM2702 has the following two endpoints.

- Control Endpoint (EP #0)
- Isochronous Audio Data Stream Endpoint (EP #2)

The Control Endpoint is a default endpoint and is used to control all functions of the PCM2702 by the standard USB request and the USB audio class specific request. The Isochronous Audio Data Stream Endpoint is an audio sink endpoint, which receives the PCM audio data, and accepts the adaptive transfer mode.




FIGURE 1. USB Audio Function Topology.

CLOCK AND RESET

The PCM2702 requires a 12MHz (± 500 ppm) clock for USB and audio functions, which may be generated by an on-chip crystal oscillator with external 12MHz crystal resonator, or supplied by an external clock applied at XTI (pin 1). The 12MHz crystal resonator must be connected to XTI (pin 1) and XTO (pin 28), along with a 1M Ω resistor and two small capacitors (value is dependent upon the specified load capacitance of the crystal resonator). If an external clock is used, the clock must be supplied at XTI, and XTO must be left open. The clock signal applied at XTI must be +3.3V logic level, as this input is not +5V tolerant. Figures 2 and 3 illustrate the circuit connections required for crystal and external clock options.

The PCM2702 includes an internal power-on reset circuit, which automatically initializes digital logic when V_{DD} exceeds 2.0V typical (range: 1.6V to 2.4V). Initialization requires approximately 350 μ s for completion. The V_{DD}

supply must rise to 2.0V within 10ms for proper power-on sequence operation.

INTERFACE SEQUENCE

Power-on, Attach, and Playback Sequence

The PCM2702 is ready for setup when the reset sequence has finished and the USB bus is connected. After connection is established, the PCM2702 is ready to accept USB audio data. While waiting for audio data (idle state), the analog outputs are set to bipolar zero (BPZ) and the zero flag, ZERO (pin 12), is set to HIGH.

When receiving the audio data, the PCM2702 stores the first audio packet, which contains 1ms of audio data, into an internal storage buffer. The PCM2702 starts playing the audio data upon detection of the Start of Frame (SOF) packet.

See Figures 4 and 5 for the normal operation sequence.




FIGURE 2. 12MHz Crystal Resonator Connection.




FIGURE 3. External 12MHz Clock Input Connection.




FIGURE 4. Connecting the PCM2702 to the USB Bus After Power-On.




FIGURE 5. Connecting the PCM2702 to the USB Bus Prior to Power-On.

Play, Stop, and Detach sequence

When host finishes or aborts audio playback, the PCM2702 will stop playing after the last transmitted audio data has been received. Figure 6 shows the operation sequence for play, stop, and detach.

PLYBCK, SSPND, AND ZERO FLAG

PLYBCK, SSPND, and Zero flag in Figures 4, 5, and 6 are defined as follows.

PLYBCK—while PCM audio input data is playing back, PLYBCK (pin 10) is switched LOW.

SSPND—upon detection of a suspend state on the USB port, SSPND (pin 11) is switched LOW.

ZERO—if the PCM audio input data is continuously zero for 1024 sampling periods ($1/f_s$), ZERO (pin 12) is switched to HIGH.

TEST PINS

The PCM2702 has four test pins—TEST0 (pin 16), TEST1 (pin 15), TEST2 (pin 14), and TEST3 (pin 13)—which are used solely for testing at the factory. These pins must be connected to a digital ground for proper operation.




FIGURE 6. Play, Stop, and Detach.




FIGURE 7. Typical Connection Diagram.